Requiring lots of components is the main demerit of multilevel inverters. This problem makes them expensive, bulky, and with a high possibility of failure. Therefore, the issue of components reduction in multilevel topologies is of great importance. Cascaded transformers multilevel inverter (CTMI) is a converter that employs only one DC-source, thus it eliminates the need for several DC-sources. Same as the other multilevel inverters, CTMI consists of lots of components. This disadvantage of CTMI has been resolved through a new reduced components topology introduced in the present work. This topology uses almost half the number of switching elements, such as power switch and gate driver, which are required to construct a conventional CTMI for the same output voltage levels. Furthermore, to the end of enhancing the reliability of CTMI, this paper, using Markov reliability evaluation approach and evaluating the reliability and the Mean Time To Failure (MTTF) of the converters, has investigated the reliability of both the conventional and the proposed structures. Additionally, in order to prove the feasibility and correctness of the suggested topology computer aid simulation results along with the experimental results have been provided.
Introduction
Multilevel inverters have become popular in the past several decades [1, 2] . They have been used in many industrial applications such as AC motor drives [3] , renewable energy systems [4] and AC transmission systems [5] . The growing tendency toward multilevel inverters is due to some unique advantages derived from their usage. Some of the advantages of the multilevel inverters compared to conventional inverters can be mentioned as: higher power quality, wide range of power operation, lower total harmonic distortion, lower voltage surges, reducing electromagnetic interference and the capability of giving a high power output from a medium voltage [6] .
The main concern about multilevel inverters is their great number of components and semiconductor devices which they include. In addition, a semiconductor's failure probability increases in line with the power loss increase. On the other hand, failure of one or more components may cause the whole system to operate abnormally. Thus a shutdown would be required to prevent further damages. Therefore, requiring a large number of components in multilevel inverters would lead to an increase in failure rate. Therefore, reliability of the whole system would decrease. In recent years, this issue has led some researchers to investigate the reliability in multilevel inverters and, by employing auxiliary devices such as relays, they have carried out some innovative solutions for popular multilevel topologies such as neutral-pointclamped (NPC) [7] [8] [9] , flying capacitor (FC) [10] [11] [12] and cascaded H-bridge (CHB) [13, 14] . This issue is not limited just to the multilevel structures and it is also considered in other types of power electronic converters as well [15] . However, this issue is mostly overlooked in the works conducted to introduce the new topologies.
Multilevel inverters could be classified into three main structures: FC [6] , NPC [16] and CHB [17] . Between these structures, the CHB structure has simpler controlling unit and lower number of semiconductor devices to generate a particular output level [18, 19] . These features has made CHB more attractive and popular.
Cascaded transformers multilevel inverter (CTMI) is another expanding technology in multilevel inverter field [20, 21] . Employing only one DC-source and several low-frequency transformers, CTMI could solve the main disadvantage of needing several isolated DC-sources in CHB. Therefore, in recent years, these kinds of inverters have been in the centre of attention of researchers [22] [23] [24] [25] [26] . A quick review about some of the structures is provided in the following.
In [24] , a common arm structure for CTMI has been proposed. Although, the topology proposed has deservedly reduced the switches number, the two switches placed at the common arm have to suffer a current with high amplitude. Beyond requiring a high current ratio for the switches, the switches in the common arm could feature a high failure rate which causes reliability reduction of the converter. In another topology proposed in [25] , the current ratio of the switches utilised in the structure increases in line with the number of levels. Although the switches count has significantly reduced in this topology, the increasing current ratio is an essential demerit. In [26] , a half bridge cell has been added to the conventional topology which causes the output voltage to be improved in quality. However the topology introduced in this reference has not remarkably reduced the components.
In this paper, a novel cascaded transformer multilevel inverter is proposed. Comparing with the conventional structure, shown in Fig. 1a , the proposed structure has significantly reduced the number of semiconductor devices including power switches, driver circuits, and diodes. Besides the advantage of employing fewer components which leads to reduction in cost, volume and complexity, it is possible to improve the reliability of a system by employing the proposed topology. Thus, for the reasons mentioned above, the proposed structure could be counted as a suitable candidate for sensitive industrial applications. This paper is organised as follows: in Section 2, structure of the proposed converter along with the operation principles will be presented. In Section 3, Markov reliability approach will be explained for the proposed and the conventional structures. Then, the failure rate evaluation method for all components will be generally presented. At the end of this section, to compare the reliability of both, the proposed and the conventional topologies, the numerical calculation of failure rates, reliability and mean time to failure (MTTF) of the topologies will be figured out. Finally, reliability comparison will be considered in a graphical form. In Section 4, simulation results which are carried out under the MATLAB/Simulink environment will be presented. Meanwhile, using a laboratory built prototype, experimental results will be provided. Finally, a conclusion will be considered in Section 5.
Operation principle of the proposed topology
For ease of reference, the general topology of a CTMI is shown in Fig. 1a . According to this figure, each cell consists of four power switches and one low-frequency transformer. As shown, a lot of components are required to synthesise the conventional topology. It goes without saying that the cost and volume of a multilevel inverter would increase in line with an increase in the employed components, on the contrary, the reliability and efficiency would decrease.
The general topology of the proposed structure is shown in Fig. 1b . The presented topology consists of some low-frequency transformers and switching legs. Each leg consists of two series connected switches, and each arm of the transformers is tied between the switches in the legs. It is worth mentioning that the transformers should alternatively possess athwart winding in the secondary side (pay attention to the situation of the dots on transformers' windings in Fig. 1b) .
Using the proposed topology, it is possible to reduce the number of the switches of the conventional structure by half. Table 1 lists the components needed to implement a topology of the proposed and the conventional structures. According to this table, comparing with the conventional topology, the proposed topology employs almost a half number of switches. Thus, it can be counted as a low cost, compact, and high reliable multilevel inverter.
To demonstrate the operation principle of the proposed topology, a nine-level structure is taken into consideration. Fig. 2 shows the nine-level proposed CTMI structure. The switching pattern of the structure is cited in Table 2 .
Equations (1) and (2) indicate the Fourier series and maximum value of the output voltage,
where 3 Reliability evaluation and comparison of the conventional and proposed circuits
Markov reliability approach
Reliability function (R(t)) is the probability of a device performing during interval of [0, t] [27] . R(t) could have values between 0 and 1.
The mean time to the first failure under specific experimental conditions is called as MTTF [27] . MTTF is calculated through the following equation: 
Fig. 2 Proposed cascaded transformer 9-level inverter
Markov reliability approach can be used to calculate and compare the reliability of different systems. This method evaluates the reliability of a system by considering the operation of a system in different states from full operation to full failure.
The general circuit models of the conventional and proposed transformer multilevel inverters are, respectively, shown in Figs. 1a and b. For an n-level inverter, m = 2n + 1 modules are required. Evaluations are done for a nine-level inverter which consists of four modules. To be more detailed, the conventional inverter consists of 16 switches, 16 diodes and four transformers, while the proposed structure consists of 10 switches, 10 diodes and four transformers.
When a fault occurs in a component, the whole circuit will be disrupted and failed. Therefore, the two states of operation are defined for the inverters. State 1, when all the components are healthy and the inverter is operating normally, and state 2 when a component fails so the whole system is failed.
Markov chain diagram for the conventional and the proposed inverters are shown in Fig. 3 where λ 12 and λ 12 ′ are, respectively, the Markov transition chains of the conventional and the proposed topologies. These parameters are defined in (4) and (5). Nonpremed parameters are defined for the conventional topology while premed parameters are for the proposed one.
and λ trans ′ represent sum of failure rates of switches, diodes and transformers in the conventional and proposed inverters, respectively, and they are defined as follows:
λ′ s = λ′ s11 + λ′ s12 + λ′ s21 + λ′ s22 + λ′ s31 +λ′ s32 + λ′ s41 + λ′ s42 + λ′ s51 + λ′ s52 (9)
The following state equations are expressed as follows:
where P i shows the probability of being in state i.
Since the 1st state is the state in which the inverter works properly, reliability functions are calculated as following equations: Table 2 Switching pattern of a nine-level structure of the proposed topology Levels 
Failure rate calculations
Failure rate of an electronic device is calculated by the following equation. For more details it can be referred to MIL-HDBK-217F [28] .
where λ b is the basic failure rate of the component, n is the number of π factors and π i represents the factors which affect component failure rate. For more details refer to MIL-S-19500 [29] . These factors are introduced in the following paragraphs.
Since the environmental conditions affect a component failure rate, environmental factor (π E ) is defined. π E = 1 is defined for the operation on the ground.
π CV represents the capacitor factor which depends on capacitor dielectric material and it is a function of nominal capacitance of the capacitor. Capacitor factor (π CV ) of an electrolytic capacitor will be assessed as the following relation:
Quality factor is defined as π Q . A constant value of π Q = 8 is considered in numerical calculations of this paper.
The stress factor of a diode is defined as π C . For a metallurgical bonded diode, π C = 1 is considered, and for a non-metallurgical bonded diode π C = 2.
Another factor which affects a component failure rate is temperature which is defined as π T factor. Temperature factor (π T ) is a function of junction temperature T j (for MOSFET and diode) or hotspot temperature (for transformer and inductors). Temperature factor for each component is calculated through the given expressions in Table 3 [28] .
The junction temperature of MOSFET and diode is defined as T j while T HS is hotspot temperature of a transformer. The hotspot temperature (T HS ) is a function of radiating surface area and power loss of a transformer. The relations are as follows:
The surrounding temperature is defined as T a , the power loss of a transformer is defined as P D,trans and the radiating surface is defined as A. Junction temperature of MOSFET and diode is calculated as follows:
where θ JC (°C/W) is the junction-to-case thermal resistance, θ CA (°C/W) represents the thermal resistance between the case and ambient and P DS represents the maximum power dissipation of MOSFET or diode. Power loss calculations for MOSFET (P DS ), diode (P DD ) and transformer are done through the expressions given in Fig. 4 . MOSFET power loss consists of the switching loss (P SL ) and conducting loss (P CL ).
Failure rate models of MOSFET, diode and transformer are shown in Table 4 .
Numerical calculation and comparison
The components currents and voltages of the conventional inverter are obtained by experimental results. Moreover, the circuit parameters of components taken from their datasheet are given in Table 5 . Components failure rates of the conventional circuit could be calculated by using the experimental values together with the failure rate relationships expressed in the previous subsection. Calculated numerical failure rate values are shown in Table 6 .
Using (6)- (8) together with the values shown in Table 6 , λ total is obtained as follows:
Therefore, using values above, reliability function and MTTF for the conventional circuit are obtained as follows:
The calculated failure rates of the proposed structure are calculated by considering the experimental results together with the relationships expressed in the previous subsection. The numerical failure rate values are shown in Table 7 .
Using (9)- (11) together with the values shown in Table 7 , λ total ′ is obtained as follows:
Therefore, using values above, the reliability function and MTTF of the proposed circuit are obtained as follows: Table 4 Failure rate models
Comparing (24) and (27) , an increase of %42.45 in MTTF is observed. Therefore, longer a MTTF of the proposed inverter is concluded.
To give a comprehensive comparison, reliability calculations are also considered for other common structures of multilevel inverters consisting NPC, FC and CHB structures. The simulation results obtained in MATLAB/Simulink and the basic information given in Table 5 are used to calculate the failure rates of the components. In the simulations, the input voltage is 170 V, the switching frequency is 3 kHz and the load is assumed as a series connected R-L impedance of 83 Ω + 184 mH. Table 8 shows the calculated results for the three structures. The results given in the table consist of total failure rates of the switches, diodes and capacitors, MTTFs and reliability functions. It is worth mentioning that, the failure rates are expressed as failures per 10 6 h.
For a better understanding and comparison of the reliability functions, Fig. 5 is plotted in the graphical form. In this figure, the reliability functions of NPC, FC, CHB, the conventional CTMI, and the proposed CTMI topologies are plotted versus time. As it is shown, the proposed structure has a better reliability response compared to the other structures. To some extent, the topology proposed was not aimed at improving the reliability, however as it is discernable from the shown outcomes an enhanced reliability is a byproduct of reduction of components in the proposed topology. 
Simulation and experimental results
To assess the performance of the discussed topology, the nine-level topology depicted in Fig. 2 was simulated in MATLAB/Simulink environment to extract the simulation results. The specifications of the simulated model are listed in Table 9 .
The simulation results of the developed staircase voltage in no load condition in conjunction with the desired waveform and the FFT analysis of it are, respectively, shown in Figs. 6a and b. To investigate the performance of the simulated model in the loaded condition, a series connected R-L impedance (83 Ω + 184 mH) is considered as the load. The desired output voltage waveform is considered to be a sinusoidal waveform of 160v and 60 Hz. The load current along with the output voltage in the loaded condition are shown in Fig. 6c . It is to be mentioned that to make the load current discernable in the presence the voltage, its value is multiplied by 50. The currents of the switches during an interval of the three periods are depicted in Fig. 6d . According to this figure, the switches in the first and last legs, suffer currents with an absolute peak value of 0.4 A (S 11 = 0.4 A, S 51 = 0.4 A). The peak value of currents of the switches in the middle legs are almost two time higher than those of the switches in the first and last legs (S 21 = 0.8 A, S 31 = 0.8 A, S 41 = 0.8 A). This happens due to the fact that switches placed in the middle legs provide current paths for two transformers (between the two switches in each middle leg two arms of different transformers are tied), while, the switches in the first and the last legs provide current paths for only one transformer. Fig. 6d shows the currents passing through the upper switches of each leg. For the sake of brevity we avoided showing the currents of the lower switches whereas the currents of the lower switches are complementary to those of the upper switches.
To prove the feasibility of the suggested topology, the performance of a laboratory built prototype has been taken into consideration. Fig. 7 depicts the mentioned prototype. Table 10 lists the specifications of the components employed. Since, loads in industrial environments are predominantly characterised as an R-L load, a series connected R-L impedance of 83 Ω + 184 mH is considered as a load. Experimental result of the output voltage in no load condition is shown in Fig. 8a . It is worth noting that the desired waveform is a sinusoidal waveform with the peak value of 160 v peak value and frequency of 60 Hz. Fig. 8b shows both the output voltage and load current in the presence of the mentioned load. It is be mentioned that voltage of the ohmic resistance of 55 Ω is shown instead of the load current. As it is seen in Figs. 6b and 8b, some ramps appear on each level of output voltage when inverter supplying a load current, this happens due to the existing of the leakage impedances of the transformers.
A fatal problem for transformer-based converter is the issue of core saturation of transformers. This problem arises when As it is discernable from these figures the switching frequencies of the switches are not equal and the switches placed in the last legs suffer a high switching frequencies. This could be count as a demerit for the proposed topology. However the problem can be mitigated by employing an optimal switching approach by approaching different levels by different switching patterns of levels that are cited in Table 2 .
Conclusion
In this paper, a novel, topology for transformer-based multilevel inverter with reduced components was introduced. This topology was able to halve the number of semiconductors required to construct a CTMI. Using a few numbers of elements in the proposed structure, besides requiring a simple controlling system, bring about a reduction in the volume and costs of the mentioned type of multilevel inverter. As we know, the most newly issued distributed power system which emphasises on using DG units is mostly reliant on power electronic converters, so the issue of reliability of converters seems to be of particular importance. From this point of view, since multilevel inverters, which have an encouraging role in DG applications, are constructed by several number of elements that leads to a reduction in reliability, the issue of reliability in these kinds of converters calls for a cautious inspection. This issue is mostly overlooked in researches conducted in field of multilevel inverter, hence this paper attempted to look at the proposed topology from this side as well. As it was proved through a precise mathematical evaluation, the enhanced reliability is, also, a byproduct of the reduction of the components in the suggested topology. Furthermore, MATLAB/Simulink environment was adopted to assess the performances of the introduced topology. In addition, the experimental results were provided using a laboratory built prototype. The obtained results showed the feasibility of the proposed structure. 
